

### **STW80NF10**

## N-CHANNEL 100V - 0.012Ω - 80A TO-247 LOW GATE CHARGE STripFET™ POWER MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STW80NF10	100 V	< 0.015 Ω	80 A


- TYPICAL  $R_{DS}(on) = 0.012\Omega$
- EXCEPTIONAL dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- APPLICATION ORIENTED CHARACTERIZATION




This Power Mosfet series realized with STMicroelectronics unique STripFET process has specifically been designed to minimize input capacitance and gate charge. It is therefore suitable as primary switch in advanced high-efficiency isolated DC-DC converters for Telecom and Computer application. It is also intended for any application with low gate charge drive requirements.



- HIGH-EFFICIENCY DC-DC CONVERTERS
- UPS AND MOTOR CONTROL





#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	100	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	100	V
V <sub>GS</sub>	Gate- source Voltage	±20	V
I <sub>D</sub> (*)	Drain Current (continuos) at T <sub>C</sub> = 25°C	80	Α
I <sub>D</sub>	Drain Current (continuos) at T <sub>C</sub> = 100°C	50	Α
I <sub>DM</sub> (●)	Drain Current (pulsed)	320	Α
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	300	W
	Derating Factor	2	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	9	V/ns
E <sub>AS</sub> (2)	Single Pulse Avalanche Energy	245	mJ
T <sub>stg</sub>	Storage Temperature	-65 to 175	°C
Tj	Max. Operating Junction Temperature	175	°C

<sup>(</sup> Pulse width limited by safe operating area

(\*) Limited by wire bonding

(2) Starting  $T_j = 25^{\circ}C$ ,  $I_D = 80A$ ,  $V_{DD} = 50V$ 

April 2001 1/8

<sup>(1)</sup>  $I_{SD} \le 80A$ ,  $di/dt \le 300A/\mu s$ ,  $V_{DD} \le V_{(BR)DSS}$ ,  $T_j \le T_{JMAX}$ .

#### **STW80NF10**

#### THERMAL DATA

	Rthj-case	Thermal Resistance Junction-case Max	0.5	°C/W
ĺ	Rthj-amb	Thermal Resistance Junction-ambient Max	62.5	°C/W
	$T_I$	Maximum Lead Temperature For Soldering Purpose	300	°C

# **ELECTRICAL CHARACTERISTICS** (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0$	100			V
I <sub>DSS</sub>	Zero Gate Voltage	V <sub>DS</sub> = Max Rating			1	μA
	Drain Current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max Rating, T <sub>C</sub> = 125 °C			10	μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±20V			±100	nA

#### ON (1)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 40 A		0.012	0.015	Ω
I <sub>D(on)</sub>	On State Drain Current	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $V_{GS} = 10V$	80			А

#### **DYNAMIC**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $I_{D} = 40 \text{ A}$		20		S
C <sub>iss</sub>	Input Capacitance	$V_{DS} = 25V, f = 1 \text{ MHz}, V_{GS} = 0$		4300		pF
Coss	Output Capacitance			600		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			240		pF

2/8

#### **ELECTRICAL CHARACTERISTICS** (CONTINUED)

#### **SWITCHING ON**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> = 50V, I <sub>D</sub> = 40A		40		ns
t <sub>r</sub>	Rise Time	$R_G = 4.7\Omega V_{GS} = 10V$ (see test circuit, Figure 3)		145		ns
Qg	Total Gate Charge	$V_{DD} = 80V, I_{D} = 80A, V_{GS} = 10V$		140	189	nC
$Q_gs$	Gate-Source Charge			23		nC
$Q_gd$	Gate-Drain Charge			51		nC

#### **SWITCHING OFF**


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(off)</sub>	Turn-off-Delay Time	$V_{DD} = 27V$ , $I_D = 40A$ , $R_G = 4.7\Omega$ , $V_{GS} = 10V$ (see test circuit, Figure 3)		134		ns
t <sub>f</sub>	Fall Time			115		ns
t <sub>d(off)</sub>	Off-voltage Rise Time	Vclamp =80V, $I_D$ =80A $R_G$ = 4.7 $\Omega$ , $V_{GS}$ = 10V		111		ns
t <sub>f</sub>	Fall Time	(see test circuit, Figure 5)		125		ns
t <sub>c</sub>	Cross-over Time			185		ns

#### SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain Current				80	Α
I <sub>SDM</sub> (1)	Source-drain Current (pulsed)				320	Α
V <sub>SD</sub> (2)	Forward On Voltage	I <sub>SD</sub> = 80A, V <sub>GS</sub> = 0			1.5	V
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD}$ = 80A, di/dt = 100A/ $\mu$ s, $V_{DD}$ = 50V, $T_j$ = 150°C (see test circuit, Figure 5)		155		ns
$Q_{rr}$	Reverse Recovery Charge			850		nC
I <sub>RRM</sub>	Reverse Recovery Current			11		Α

Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.


#### **Safe Operating Area**




#### **Thermal Impedence**




#### **Output Characteristics**




#### **Transfer Characteristics**




#### **Transconductance**




#### **Static Drain-source On Resistance**



#### **Gate Charge vs Gate-source Voltage**




#### **Capacitance Variations**




4/8

## Normalized Gate Thereshold Voltage vs Temp.



# Normalized On Resistance vs Temperature HV01920



#### **Source-drain Diode Forward Characteristics**





Fig. 1: Unclamped Inductive Load Test Circuit



**Fig. 3:** Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



6/8

#### **TO-247 MECHANICAL DATA**

DIM.		mm			inch	
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	4.7		5.3	0.185		0.209
D	2.2		2.6	0.087		0.102
Е	0.4		0.8	0.016		0.031
F	1		1.4	0.039		0.055
F3	2		2.4	0.079		0.094
F4	3		3.4	0.118		0.134
G		10.9			0.429	
Н	15.3		15.9	0.602		0.626
L	19.7		20.3	0.776		0.779
L3	14.2		14.8	0.559		0.582
L4		34.6			1.362	
L5		5.5			0.217	
М	2		3	0.079		0.118



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics

© 2001 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com